This is a 4800dpi scan of the underside of the CPU area of the DSL600E PCB, overlaid with a grid of BGA324 pin designations. Because it is fucking huge, it ought to make it a lot easier to figure out where all the tracks go. Use the "fit to width" checkbox to toggle between full-size and scaled to fit the screen; click on the image itself to toggle the grid on and off.
The reason for the gap between rows 11 and 12, and columns L and M, is that the recommended PCB layout for a BGA324 is to have the balls sit on plain pads, and then site vias diagonally further away from the centre to connect the pads to other layers; this produces a via grid with two "partings" in the middle.
Back to AR7 Index
Back to Pigeon's Nest
Be kind to pigeons
